<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title><![CDATA[dlx's Digital Lab]]></title>
    <link>https://dlx.example.com</link>
    <description><![CDATA[记录 IC 设计学习、一生一芯、Verilog、AI Agent 工作流和长期技术思考。]]></description>
    <language>zh-CN</language>
    <atom:link href="https://dlx.example.com/rss.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title><![CDATA[F3 数字逻辑电路基础（上）]]></title>
      <link>https://dlx.example.com/posts/2026-05-13-digital-logic-basics-part1</link>
      <guid>https://dlx.example.com/posts/2026-05-13-digital-logic-basics-part1</guid>
      <description><![CDATA[处理器芯片的本质是数字电路——通过晶体管实现0和1，用MOS管搭建门电路。]]></description>
      <pubDate>Wed, 13 May 2026 00:00:00 GMT</pubDate>
    </item>
  

    <item>
      <title><![CDATA[F3 数字逻辑电路基础（下）]]></title>
      <link>https://dlx.example.com/posts/2026-05-13-digital-logic-basics-part2</link>
      <guid>https://dlx.example.com/posts/2026-05-13-digital-logic-basics-part2</guid>
      <description><![CDATA[整数的机器级表示（原码、反码、补码）以及时序逻辑电路（D触发器、寄存器）]]></description>
      <pubDate>Wed, 13 May 2026 00:00:00 GMT</pubDate>
    </item>
  
  </channel>
</rss>